

<b>Name of the subject:</b> <b>Security-critical software development</b>	<b>NEPTUN code:</b> KMWBS5ABNE	<b>Weekly hours:</b> 1 1 lec+ 0 gs+ 2 lab	<b>Credit:</b> 3 <b>Req:</b> Examination
<b>Subject leader:</b> <b>Dr. György Schuster</b>	<b>docent</b>	<b>Prerequisites:</b>	
<b>Description of the subject:</b>			
<p>Introduction to safety-critical software development. Safety Levels, Life Cycle and Development Model. Standards for safety-critical software development. Development environments, risks of safety critical software development.</p> <p>Laboratory:  FPGA theory, VHDL basics. Development environment, Logic gates VHDL implementation. Full adder, Data flow and behaviour model. XDC, FPGA programming. Test file creation: Priority encoder, Multiplexer. Clock signal generation, division  Counting circuit. Flip-flop implementation (XDC, programming, test file creation). Using IP. IP based design. Solving a complex problem: PWM signal generation, LED colour mixing</p>			
<b>Literature:</b>			
Pong P. Chu - FPGA Prototyping by VHDL Examples Richard E. Haskell, Darrin M. Hanna - Digital Design Using Digilent FPGA Boards - VHDL / Active-HDL Edition Enoch O. Hwang - Digital Logic and Microprocessor Design With VHDL Peter J. Ashenden - The VHDL Cookbook Constraint-fájl (nexys4_master.xdc): <a href="https://reference.digilentinc.com/reference/programmable-logic/nexys-4/start">https://reference.digilentinc.com/reference/programmable-logic/nexys-4/start</a> Nexys 4 board-files: <a href="https://reference.digilentinc.com/learn/software/tutorials/vivado-board-files/start">https://reference.digilentinc.com/learn/software/tutorials/vivado-board-files/start</a>			